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Abstract - The hybrid inverter motor drive with two
cascaded multilevel inverters is an attractive option for naval
ship propulsion systems due to a number of unique features.
There is a natural split between a higher-voltage lowerfrequency "bulk" inverter and a lower-voltage higher-frequency
"conditioning" inverter in the cascaded system which matches
the availability of semiconductor devices. Furthermore, the
bulk inverter may be a commercial-off-the-shelf (COTS) motor
drive meaning that only the conditioning inverter needs be
custom made. However, a drive involving a COTS bulk inverter
would require a distributed conditioning inverter control which
works completely independent of the bulk inverter control. In
this paper, a distributed control method is developed for the
hybrid inverter drive with cascaded bulk and conditioning
inverters. Moreover, a solution to the practical problem of
instant synchronization between the two inverters is presented.
Laboratory measurements on a 3.7-kW induction motor drive
validate the proposed control.

"conditioning" inverter. This topology has been extensively
studied in the literature and previous research has shown that
this inverter is capable of operating at maximal distension
with nine-level inverter performance if the voltage ratio is set
to vdc = 3vdcx [1,4]. For applications such as naval propulsion
where only one source is available, the "conditioning"
inverter dc source vdcx is supplied by a capacitor bank and its
voltage can be regulated using redundant states selection

I. INTRODUCTION
The hybrid multilevel inverter has received much
attention in the literature during recent years due to
advantages of exceptional power quality [1-5]. The general
concept of this inverter is to split the power conversion
between a "bulk" inverter supplying low-frequency highervoltage and a "conditioning" inverter supplying highfrequency low-voltage. For many systems (including Naval
ship propulsion), there is a desire to distribute the control so
that the bulk inverter may be commercial-off-the-shelf with
its stock controller and only the conditioning inverter and
control, typically an order of magnitude smaller in power,
would be custom made [1]. In order for the distributed
control to operate properly, the conditioning control needs to
provide voltage harmonic compensation and at the same time
be synchronized with the bulk inverter. This paper presents
recent development of a distributed control where the
harmonic compensation and synchronization issues have been
thoroughly addressed. Laboratory results of the new control
are included for validation.
II. THE HYBRID INVERTER;
TOPOLOGY AND MODULATION
Figure 1 shows the topology of the hybrid inverter drive
formed by cascading two three-level inverters. Therein, a
three-level "bulk" inverter supplies the motor load from the
dc source v dc . The neutral point of the machine is opened
and the other end of each phase is connected to three-level
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(RSS) control [1]. Referring to Figure 1, the line-to-ground
voltages of the bulk and conditioning inverter may be
expressed as
 vag
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where ( sa , sb , sc )and ( sax , sbx , scx ) are the switching
states of bulk inverter and the conditioning inverter. For
three-level inverters, the switching states have the option of
0, 1 or 2. Equations (1) are based on the assumption that the
capacitors of the bulk and conditioning inverters are regulated
to their ideal values [1]. The phase voltages of the load can be
expressed in terms of the line-to-ground voltages as [1].
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Figure 2. Cascade-3/3 vector plot for DC ratio 1:3.

(2)

The load voltages can be plotted in the q-d stationary
reference frame for all possible switching states of both the
bulk and conditioning inverter resulting in the vector plot
shown in Figure 2. The heavily dotted vectors form a 3-level
pattern which represents bulk inverter switching states. These
will be referred to as "bulk vectors" herein. Each bulk vector
is the origin of a smaller 3-level sub-hexagon as marked by
dotted line and each vector dot in the sub-hexagon represents
one or more switching states of the conditioning inverter.
Every dot in the vector plot can be further decomposed into
the switching states of the bulk and conditioning inverter.
First, each vector dot can be affiliated with a sub-hexagon;
the origin of which is it's bulk inverter switching states. For
example, in Figure 3 (the zoomed in view of the shaded subhexagon in the Figure 2), the vector v3 can be regarded as
the addition of the bulk vector 220 and its conditioning
inverter vector with the switching states (210).
The
conditioning inverter switching states are vector v3
projections onto the reversed ax-bx-cx coordinates (shown as
-ax, -bx and –cx axis in Figure 3) with the bulk vector 220 as
the origin. The reversed coordinates are used here for
convenience since the conditioning inverters phase-to-ground
voltages have negative contributions to the load phase voltage
according to (2).
In previous research, modulation methods were
introduced which take into account the switching states of the
bulk and conditioning inverter simultaneously. One example
is the space vector modulation (SVM) method [3,4]. Using
this modulation method, the nearest vectors to the reference
vector are selected and the switching sequence and timing are
determined in the vector domain. This method relies on
geometric relationships which can be cumbersome.

-cx

bx

v 1(100)

-ax
v 2(200)

220

ax

vref

v 3(210)

cx

-bx

Figure 3. Reversed ax-bx-cx coordinates for
conditioning inverter switching states.

However, recent research has simplified the SVM method [68]. An alternate method is natural sampling which is
performed on a per-phase basis in the time domain. This
method was recently simplified for programming multilevel
modulation in a DSP control [9]. By combining this method
with RSS switching, the capacitor voltages can be regulated
and the inverter can operate from one voltage source as a
seven-level inverter [1].
In this paper, a new distributed modulation is proposed.
Using this method, the bulk inverter operates by staircase
control (block switching) at the fundamental frequency. The
control of the conditioning inverter is independently based on
real-time harmonic computation and it operates as an active
filter. The resulting load voltage output is equivalent to those
created by other two modulation methods. The details of this
method will be described in detail in the next section.
III. DISTRIBUTED CONTROL OF THE HYBRID IINVERTER
The bulk inverter is a commercially available mediumvoltage three-level motor drive controlled with its built-in
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Figure 4. Bulk inverter a-phase line-to-ground voltage.

staircase switching. The line-to-ground voltage output is
shown in Figure 4 for the a-phase. The fundamental
component can be adjusted by changing the delay angle α .
From Fourier expansion, this is
| vas |=

2vdc

π

cos (α )

(3)

Although the bulk inverter output has negligible
switching losses, large low-frequency harmonics are
produced. The conditioning inverter can correct these
harmonics by sensing the bulk line-to-ground voltages and
computing the required synchronized PWM signals for
compensation. The control algorithm used by conditioning
inverter is to be introduced in sub-section A below. The
conditioning control also regulates the dc voltage vdcx
through an additional PI term which adjusts the commanded
average power flow into the conditioning inverter. In subsection B, the edge detection of the bulk line-to-ground
voltages and synchronizing logic is described. Here, the
major practical issues in the synchronization are presented
and analyzed. The solution to this problem greatly improves
the controller performance.
It is insightful to note that the bulk inverter staircase
modulation at high modulation index (low α angle) follows
the counter clockwise hexagon vector path (as indicated in
Figure 2 by dotted line) traversing all the bulk vectors in the
perimeter of the three-level hexagon of the bulk inverter. In
the proposed hybrid modulation, the combined output voltage
command is exactly the fundamental component of bulk
inverter voltage and it's circular vector path is also plotted
with dotted line in Figure 2. It can be seen from the vector
plot that when the bulk inverter switching state is at any bulk
vector, the reference (circular locus) is always within a subhexagon that originates from the bulk vector. Therefore, it’s
always possible for the conditioning inverter to synthesize the
desired locus of commanded vectors with PWM switching.
In order to determine the switching states and duty cycles
of the conditioning inverter for any reference vector along the
circular path, the nearest vectors must be located. As an
example, the reference vref in Figure 3 changes to the new
origin of bulk vector 220. Then to synthesize the new vector
inside the sub-hexagon, it requires the three nearest vectors
with certain duty cycles in one PWM cycle. This can be
easily accomplished using space vector modulation with nonorthogonal coordinates [6,7] or the vector in q-d frame can be
transform into reversed a-b-c frame and then per-phase duty

O
Figure 5. maximum modulation index analysis.

cycles [9] can be defined. However, the major obstacle is that
the controls are distributed and the conditioning inverter
controller has no information of the combined output voltage
command. Before computing the PWM switching commands,
it must locate the reference vector which is in phase with the
bulk voltage in real-time. Before detailing this control
algorithm, it is instructive to discuss the maximal achievable
modulation index of hybrid inverter. In Figure 5, the circular
vector path is the fundamental component for the maximum
modulation index (corresponding to α=0°). As it turns out,
this will yield a maximum voltage of vas = 0.637 V . This

peak is between the 7th and 8th level hexagon boundaries
which are OX = 0.577 vdc and OY = 0.667 vdc respectively.
This means that the resulting load waveforms will have the
performance of an eight-level inverter.
A. Conditioning Inverter Voltage Control
Figure 6 shows the block diagram for the voltage control
in the conditioning inverter. The first step in this control is to
convert the bulk inverter line-to-ground voltages into line-toneutral voltages using


vas1 
 2 −1 −1  vag 

 1


 vbs1  = 3  −1 2 −1  vbg 
v 
 −1 −1 2   v 
 cs1 
 cg 

(4)

The voltages vas1 , vbs1 and vcs1 represent the bulk inverter
contribution to the load voltages and have the shape of load
voltages of a typical six-step inverter. These voltages are
then heavily filtered so that the resulting terms v%as1 , v%bs1 and
v%cs1 will be sinusoidal and used for synchronous reference
frame transformation. In particular, the transformation terms
can be calculated by dividing out the magnitude of the filter
voltages using

( )

3
2

( )

1
2

cos θ e =

sin θe =

v%as1
2
2
2
v%as1 + v%bs1 + v%cs1
v%cs1 − v%bs1
2
2
2
v%as1 + v% + v%cs1
bs1

(5)

(6)

These terms can be used to transform the line-to-ground
voltages to the q-d synchronous reference frame. Notice that
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Figure 6. Conditioning inverter voltage controller block diagram.

this is equivalent to transforming the line-to-neutral voltages
vas1 , vbs1 , and vcs1 to the synchronous reference frame
where they would ideally be dc values. Thus by low-pass
e
e
~e
filtering (LPF) vqo
and vdo
, the resulting voltages vqo
and
~e
vdo

will be ideal (or commanded) values. Note that there will
be no attenuation associated with the LPF since the
fundamental component is dc in the q-d reference frame.
Next, the commanded conditioning inverter q- and d-axis
synchronous reference frame voltages can be determined by
~e
~e
e
e
subtracting vqo
and vdo
from vqo
and vdo
. Before this is
done, a PI term needs to be added for regulation of the
capacitor voltage vdcx (which will be described in detail
below). The output of this control is a new set of voltages
~
~e
~e
vqoe ,new and ~
vdoe ,new which are subtracted from vqo
and vdo
.
The results can then be transformed back to a-b-c yielding
commanded per-phase voltages which will compensate the
harmonics from the bulk inverter output. The PWM duty
cycles are created using these voltages according to the
modulation method described in [9]. Note that the same
reference frame transform terms in (5) and (6) are used for
the inverse transformation. In this way, the commanded
voltages for the conditioning inverter will be in phase with

-d-axis

-cx

the bulk staircase voltage output, even though a phase delay
was introduced by the LPF blocks that formulated the
transformation terms.
The vector plot of Figure 7 will be used to gain a more
insightful look at the operation of the hybrid modulation
control. This plot is the same shaded sub-hexagon in Figure
2, when the bulk inverter stays at the switching states 220.
The dotted curve represents the circular vector path taken by
the fundamental voltage of the bulk inverter. In each DSP
cycle, a certain vector in the circular path (such as vref ) and
its projections onto q- and d-axis in the sub-hexagon will be
e*
e*
and −vdsx
by the algorithm just introduced.
computed as vqsx
Obviously, the origin of vref is now at vector 220 and for the
conditioning inverter, it's switching states and duty cycles
within a DSP clock cycle can be determined by first
e*
e*
and −vdsx
into the reversed a-b-c
converting the vqsx
coordinates, then using either space vector modulation or its
equivalent per-phase duty cycle modulation [9] to find three
nearest vectors in the sub-hexagon which can synthesize vref .
Figure 8 is a graphical representation of the function of
the PI control which balances vdcx . Therein, vectors
corresponding to the load voltage and current are shown as
rotating vectors along with the synchronous reference frame.
The effective voltage magnitude and angle from the bulk
inverter are first determined using.
e
vˆqdo
=

-ax

e*
vqsx

220

q-axis

v ref

-bx

e 2
qo

 e
 −v%
−
1
φv = tan  do
e
 v%qo


ax

e*
- vdsx

( v~ ) + ( v~ )

e 2
qo

(7)







(8)

Next, the PI regulator term is added to adjust the voltage
angle
(9)
φv, new = φv + ∆φPI

Figure 7. Conditioning inverter reference.
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Figure 9. Un-synchronization due to DSP computation delay.
Figure 8. Phasors in synchronous q-d frame.

Finally, the q-d terms are recombined to form new q- and daxis voltages (with the same magnitude but with an altered
angle) using,
)
v~ e
= vˆ e cos (φ
(10)
qo ,new

qdo

v ,new

e
~
vdoe ,new = − vˆqdo
sin (φv ,new )

(11)

Altering the phase angle as in (9) has the following effect.
e
When the commanded voltage vector vˆqdo
,new is adjusted to
slightly lag the bulk inverter fundamental
angle between

e
vˆqdo
,new

e
v̂qdo

by ∆φPI , the

and current vector iˆs is decreased.

Therefore, more real power is commanded from the
conditioning inverter than is necessary and the average power
flow from the conditioning inverter becomes positive since it
not only compensates the harmonics in the bulk inverter
output (a process which has zero net power flow) it also
attempts to provide the difference between the commanded
real power and the real power from the bulk inverter. This
tends to discharge the conditioning inverter capacitor bank
e
e
since it has no dc source. When vˆqdo
,new slightly leads v̂qdo ,
the commanded load power is less than that provided by the
bulk inverter. Hence, the resulting PWM command of the
conditioning inverter tends to absorb the extra real power,
and charges its capacitor bank. It is also possible to regulate
the capacitor by adjusting the magnitude instead of the phase
e
angle of vˆqdo
,new to direct more or less average power flow

output. While this effect is negligible for most of a
fundamental cycle, it poses serious un-synchronization
problems at the point where one phase of the bulk inverter
voltage steps up or down. The delay time in this case will be
between one and two DSP cycles as designated by Tspike in
Figure 9. Therein, the a-phase bulk line-to-ground voltage is
shown at a time when it steps from the mid-point to the full
dc voltage. First, the bulk voltage steps up at time ts , which
is a random position in the middle of a DSP cycle and the
time between ts and the end of the current DSP cycle t2 is a
random number between 0 and a full DSP cycle Tdsp
(between 0 and 100µs for 10kHz sample period). The other
part of the delay is one fixed DSP cycle (100µs) starting from
t2 . In this cycle, the DSP samples the new bulk voltage and
computes the correct conditioning inverter transistor signals
and latches them to be output to the inverter gates in the next
DSP cycle starting at t3 .
During Tspike , the sudden step up (or down as the case
may be) of the bulk inverter voltage at one phase needs to be
instantly compensated by synchronized three phase
conditioning inverter output; otherwise the per-phase load
voltage will have a significant leap to an erroneous value.
This problem is analyzed in Figure 10 which is a zoomed-in
look at the two neighboring sub-hexagons centering at the
bulk vectors 220 and 120. The highlighted triangle region is
their overlapped area. The labels in the overlap region are the
conditioning inverter switching states of the vectors

into and out of the conditioning inverter. Both methods have
been verified in simulation and experiment and the phase
angle control was proven to be more effective and used in the
final prototype.

- v cs

(201)

- v as
(200)

(012/201)

x

y
(211)

120

(011/200) (022/211)

220

B. Conditioning Control Synchronization
(021/210)

The above described control and PWM is computed at
every clock cycle of the DSP and cannot instantaneously
compute the gate signals. In practice, there’s always one DSP
cycle delay between the bulk output and conditioning inverter
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- v bs
Figure 10. Visualization of un-synchronization problem and the solution.

belonging to both sub-hexagons. It also represents the
vector’s projection onto the reversed a-b-c coordinates in
each sub-hexagon as introduced previously. When the
reference vector "x" of the combined output is inside the
triangle, it is synthesized by commanding the bulk inverter at
the state 220 and conditioning inverter at the switching states
(201), (211), and (200) separately for each vector in the
triangle. Then suddenly, the bulk inverter voltage vector
jumps to the state 120 (i.e. the voltage vag steps down from

B u lk v o lta g e a -p h a s e
e dg e d e te c tio n
No
s te p p in g?

Y es

u p /d ow n ?

Up

the top voltage level down to the mid-point. Then with the
bulk vector 120 as the new origin, the conditioning inverter
should use the new set of switching states of (012) ,(022), and
(011) to synthesize the combined output vector "x". However,
during the time Tspike following this transition, the new
switching states and their switching time is not yet computed
and the old states (201), (211) and (200) are still being used.
The combined output vector thus created is labeled as "y".
Obviously, the resulting output vector has a large discrete
leap here to an erroneous position which amounts to a large
voltage spike with considerable time duration of Tspike in the
phase voltage of the load. Therefore, the problem is to find
the correct switching states immediately following the bulk
transition without DSP calculation. The solution lies in the
same Figure. For the vectors of the overlapped triangles that
originated from bulk vector 220, their a-phase conditioning
inverter switching states are purely at level 2. For the same
set of vectors originated from bulk vector 120, their a-phase
switching states are all level 0. So immediately after the vag
step down from the state 2 to 1, the correct conditioning
inverter switching states must change from all 2 to all 0 in
phase a. Using a similar argument, the b-, c- phases need to
be increased by one level from those that existed before the
bulk step-down occurred. Similar logic can be applied to the
other overlapped regions where the bulk voltage step (up or
down) occurs in any phase. The solution is summarized for
the a-phase logic in the flow chart shown in Figure 11.
The discovery above makes instant synchronization
between bulk and conditioning inverter possible and
practical. Since immediately after the bulk inverter edge, the

Do wn

P ha s e A : fr o m 0 to 2

P h a s e A: f rom 2 to 0

B ,C : d e c r es e b y o ne

B, C : in c r e a se b y o n e

C o n d it io n in g i nv e r te r s w it c h in g s t at e s

Figure 11. Flow chart of the edge detection synchronization.

conditioning inverter switching states and transistor signals
require no DSP calculation and can be programmed into
FPGA firmware. Here the only delays of the conditioning
inverter output are the propagation delay of FPGA (in the
order of nanoseconds) and the dead-time delay in the
conditioning inverter PWM which is inherent and not
avoidable in the distributed control. However, it will be
shown from the lab results that the effect of dead-time can be
handily filtered out at the load.
A block diagram of the implementation is presented in
Figure 12. At the input side, there is a voltage sensor and
edge detection circuitry constructed in hardware. Whenever
the bulk inverter output steps, the edge detection circuit
outputs digital flags to disable the gate signal output from the
DSP and replace them with (correct) signals programmed in
firmware. At the same time, the DSP is interrupted and a new
cycle is initiated to calculate the conditioning inverter output
with the updated bulk inverter voltages. After this new cycle,
the edge handling logic will enable the DSP gate signal
output again until the occurrence of the next bulk edge.
IV. LABORATORY VALIDATION
The bulk and conditioning inverters were constructed in
the laboratory for validation of the proposed control. The
bulk inverter is controlled by a Cypress CY37128P84 CPLD

E P L D l og ic m o d u le s
m a i n i n t e r ru p t a t
Sa m p le f re q u e n c y

D SP

m a i n c l oc k
T1

S w i t c h i ng S ta t e s an d
t im i n g Da ta

L a t ch a n d
T im e r

T1

T2

T1

Edge
H a n d li n g
Lo g i c

I n t er r u p t D S P o n c e b u lk
vo l t a g e ed g e d e t e ct e d

Se n s or B oa r d

Ed g e D e t e c t io n
B o a rd

T2

D is a b l e
o u tp u t

A - P h a se
d e a d tim e
m o d u le
B - P h a se
d e a d tim e
m o d u le
C - P h a se
D e a d ti m e
m o d u le

D ig i t a l f la g s i nd ic a ti n g
t h e b u l k st a t u s

V a g , V b g, V c g

Figure 12. The hardware i mplementation block diagram.

1324

T h re e p h a s e
t r an s i s to r
s i g n a l s to
c o n d i t i o n in g
i n v e r te r

with staircase modulation. A TI TMS320C32 DSP and Flek10K EPLD were used for the conditioning inverter control.
For the studies presented herein, the bulk inverter dc
voltage applied was 320V. The bulk commanded frequency
is 60Hz and the firing angle was set to α=18°. This will
produce a peak fundamental phase voltage of 194V according
to (1). A 4-pole 3.7-kW induction machine with parameters
listed in Table I was used as the load to test the prototype
inverter. The induction machine was operated at 186.9-rad/s
with an output torque of 20.9-N·m resulting in an output
power of 3.9-kW.

M = 64.4 mH

rs = 0.4 Ω

Lls = 5.73 mH

rr ' = 0.227 Ω

Llr ' = 4.64 mH

vas and vbs . This is shown for comparison to a typical
multilevel inverter. In this case, the hybrid inverter is
operating with eight effective levels. Therefore, the line-toline voltage will have fifteen distinct levels (seven positive,
seven negative, and zero). The fifteen levels can be seen in
the vab waveform. The last two traces are the a-phase motor
current iasf and the conditioning inverter capacitor voltage
vdcx . The capacitor voltage vdcx is well regulated at one-third
of the bulk voltage by the PI control and the voltage ripple is
very small. The THD values are listed in Table II.

Table II. Measured THD values.
THD(iasf ) = 5.3 %

vagx(V)200
0

300

applied to the induction motor and is shown as the fourth
trace in Figure 13. As can be seen, the filtered voltage is very
smooth. Although the edge detection circuit and EPLD
synchronize with the bulk inverter, the transistor dead-time
results in some voltage spikes as seen in vas . The dead-time
in this circuit was set to 3µs, but the PWM filter also
completely removes these spikes. The next trace is the
effective line-to-line voltage vab which is the difference of

THD (vab ) = 11.8 %

400

-300

between the higher-voltage low-frequency bulk inverter and
the lower-voltage high-frequency conditioning inverter. The
effect of the conditioning PWM is to compensate the bulk
inverter harmonics. To illustrate this, a small PWM filter with
a cut-off frequency of 1-kHz was used in the experiment as
shown in Figure 14. The resulting filtered voltage vasf was

THD (vasf ) = 5.5 %

0

vas(V) 0

Figure 13 shows the laboratory measurements. The first
two traces show the bulk and conditioning inverter a-phase
line-to-ground voltages vag and vagx . These depict the split

THD (vas ) = 12.2 %

vag(V)200

300

Table I. Induction machine parameters.
poles = 4

400

The THD of vas and vab would typically be around 9% for
the hybrid inverter [9]. However, they are increased in the
1325

vasf (V) 0
-300
500
vab(V) 0
-500
30
iasf(A) 0
-30
150
100
vdcx(V)
50
0
Figure 13. Distributed control laboratory measurements.

distributed control since the conditioning inverter output has
a one DSP cycle delay from the bulk inverter output. With a
filtered load voltage having a THD of about 5%, one might
expect the load current THD to be much less. However, the
motor tooth saturation distorts the current waveform resulting
in a current THD which is around 5%.
V. CONCLUSION
This paper presented a distributed control for the hybrid
inverter. The hybrid inverter is unique in that two three-level
inverters are used to drive the motor load. The "bulk"
inverter operates at a higher-voltage and low-frequency and
provides the power to the machine. The other inverter drives
the opposite end of the motor windings with a lower-voltage
high-frequency PWM and serves as an active filter or
"conditioning" inverter. Since two three-level inverters are
used, the resulting waveforms have exceptional power
quality. With the proposed distributed control, the bulk
inverter can be used with its commercial-off-the-shelf
controller. The conditioning inverter senses the bulk voltages
in order to compensate the harmonics of the bulk inverter and
also synchronize to the bulk inverter steps. This makes the
conditioning inverter control independent of the bulk inverter.
Furthermore, a component of the conditioning inverter
control regulates it's dc voltage so that it can be supplied from
a capacitor. This is useful in Naval drive applications where
extra voltage sources at high power levels are difficult to
create. The proposed control was validated in the laboratory
as a 3.7-kW induction motor drive.
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